

Analysis and Design of Capacitive DAC Array Switching Scheme for SAR ADC in Low Power Applications

Mohammed Salih¹, Renjith.G²

Assistant Professor, Dept. of ECE, Government Engineering College, Idukki, Kerala, India¹

PG Student [VLSI & Embedded System], Dept. of ECE, Government Engineering College, Idukki, Kerala, India²

ABSTRACT: Successive-approximation ADCs (SA-ADCs) have found a wide range of applications requiring low speed and moderate resolution, very-high speed and low resolution or even high speed and high resolution. Low-power SA-ADCs have been widely used in low-speed biomedical applications with a limited power budget. Several attempts have been reported in order to reduce the power consumption of the ADC with an emphasis on the employed capacitive DAC. In this paper, both the capacitive digital-to-analog converter (DAC) and the comparator are modified from the typical structure. The conventional structure of an SA-ADC, consists of a sample-and-hold (S/H) circuit, a comparator, a successive approximation register (SAR), and a digital-to-analog converter (DAC). Among them DAC has greater importance, which consumes major power in the ADC module. So by careful designing of DAC module its possible to reduce the power consumption to a great extent. By modifying the existing Conventional DAC architecture, its found that the power consumption of the DAC is significantly reduced. In the existing Conventional DAC power consumption is found to be about 12mW. But in modified architecture power consumption is reduced to 7mW. So it is stated that by using modified DAC module its possible to work the ADC in low power applications.

KEYWORDS: ADC, DAC, Comparator, Switch, DAC architectures.

I. INTRODUCTION

Successive approximation analog-to-digital converters (SA-ADCs) have recently become very attractive in low-power moderate-resolution/moderate-speed applications such as wire-less sensor nodes or implantable biomedical devices due to their minimal active analog circuit requirements and low power consumption.[2]

The conventional structure of an SA-ADC, consists of a sample-and-hold (S/H) circuit, a comparator, a successive approximation register (SAR), and a digital-to-analog converter (DAC). This is shown in Fig. 1. From the diagram itself its clear that a ADC module has four main components, among them DAC has greater importance because the major power consumption of this ADC module is due to the DAC. So a special attention should be taken while designing the DAC module.




Fig.1 SAR-ADC

II. DAC ARCHITECTURES

The DAC required in the SA-ADC can be realized in various ways; e.g., capacitor-based DAC, switched-current DAC or R-2R ladder DAC. Among these architectures, the capacitor-based DAC has become more popular because of its zero quiescent current. Furthermore, in most technologies resistor mismatch and tolerance are greater than capacitor

mismatch and tolerance. Several structures have been proposed to implement capacitor based DACs for SA-ADCs for both radix-2 and non-radix-2 architectures[10] [11]. In radix-2 capacitive array DACs, the digital circuit is simple, yet the matching of capacitors in the array is essential; on the other hand, in non-radix-2 architectures, the matching requirement in the capacitive array can be more relaxed but the digital circuit has a larger complexity. Several methods have been proposed in literature for implementation of radix-2 capacitive-array DACs, such as conventional binary-weighted capacitive-array DAC, binary-weighted capacitive array DAC with attenuation capacitor, split binary-weighted capacitive-array DAC, SA-ADC with dual binary-weighted capacitive-array DAC [5] and C-2C capacitive-array DAC. All of these radix-2 capacitor array architectures are based on three fundamental structures, i.e., conventional binary-weighted (CBW) capacitive array, binary-weighted capacitive array with attenuation capacitor (BWA) and split binary-weighted (SBW) capacitive-array DAC. As the energy consumed in charging the capacitors of these capacitor-based DACs is one of the main sources of energy consumption in the ADC.

ADC energy consumption, the main purpose of this paper is to present a comprehensive yet accurate analysis about the power consumption of the capacitive-array DACs due to capacitor switching supplied by the reference voltage source. In order to be able to analyze the power consumption of these structures, one should note that the capacitor switching power consumption is directly proportional to the size of the unit capacitor in the capacitive array[13] [14]. In practice, the smallest possible value for unit capacitor is determined by one of the followings: kT/C noise requirement, capacitor matching, design rules and the size of the parasitic capacitances. The capacitor matching and parasitic capacitances which directly affect non-linearity parameters of the ADC such as integral non-linearity (INL) and differential non-linearity (DNL) are the dominant factors for medium resolutions. Therefore, any comparison between different architectures from power consumption viewpoint can-not be fairly accomplished without comparing their linearity performances. The standard deviations of the INL and the DNL determine the parameters of INL-yield and DNL-yield, important in many applications[9].

A. CONVENTIONAL BINARY WEIGHTED DAC (CBW DAC)

The conventional structure of an SA-ADC with a binary-weighted capacitive-array DAC, as shown below, consists of a S/H circuit, a comparator, an SAR, and a binary-weighted capacitive-array DAC.




Fig.2 CBW DAC

In the sampling phase, the analog input signal is fed through a S/H circuit, so that the sampled voltage does not change during the entire conversion phase[13]. In the conversion phase, during the first clock cycle, the MSB capacitor is connected to with the remaining capacitors connected to ground. The comparator determines if the sampled voltage (V_H) is larger or smaller than the output voltage of the capacitive-array DAC (i.e. V_{DAC} that equals $0.5V_{ref}$ in this clock cycle). Therefore, the MSB bit (D_1) is determined and stored in the SAR. During the second clock cycle, (C_2) is disconnected to V_{ref} ; C_1 is connected to D_1V_{ref} (C_1 connected to ground if $D_1=0$, else C_1 remains connected to V_{ref}) and the remaining capacitors will be connected to ground. Therefore, V_H is compared with $V_{DAC}=0.25V_{ref}$ (if $D_1=0$) or $V_{DAC}=0.75V_{ref}$ (if $D_1=1$) and the second significant bit (D_2) is determined. This procedure is repeated until all Nbits are found.

The power consumption of an SA-ADC due to capacitor switching is proportional to the total capacitance of the capacitive-array DAC. In addition, the major speed limitation of an SA-ADC is often related to the RC time constant composed by the value of the capacitance of the capacitor array and the resistance of the reference ladder and switches. On the other hand, in the CBW structure, the total capacitance rises exponentially with the ADC resolution leading to an exponential increase in the power consumption and RC time constant.

B. BINARY-WEIGHTED CAPACITIVE ARRAY WITH ATTENUATION CAPACITOR (BWA) DAC

One of the most popular solutions is to employ an attenuating capacitor in the binary-weighted capacitor array to split the capacitor array[5] into K MSBs and $m=N-K$ LSBs. Therefore, the values of the capacitors related to the MSBs are decreased by a factor of 2^m in comparison to the conventional architecture. Thus, the power consumption and the RC time constant of DAC will be decreased. Note that the switching sequence of this architecture is similar to that of the CBW structure.




Fig.3 BWA DAC

C. SPLIT BINARY-WEIGHTED (SBW) CAPACITIVE-ARRAY DAC

Another structure and switching sequence has been proposed for the capacitive-array DAC to reduce the power consumption due to capacitor switching is Split binary weighted capacitive array. The structure is a split binary-weighted (SBW) capacitive-array DAC is shown.




Fig.4 SBW DAC

In this structure, the MSB capacitor of the CBW architecture has been realized as a capacitive binary-weighted sub-array (to be called MSB sub-array) exactly similar to the rest of the main array[1]. The switching algorithm of this structure is modified as follows. In the first clock cycle of the conversion phase, all capacitors of the MSB sub-array are connected to Vref and the other capacitors are connected to ground. Hence, the input sampled signal(V_H) is compared with Vdac and the result is stored in the SAR. In the second clock cycle, based on D_1 , the output of the DAC must be increased to $0.75V_{ref}$ if $D_1=1$ (up transition) or decreased to $0.25V_{ref}$ if $D_1=0$ (down transition). In the up transition, similarly as for the CBW structure, the main sub-array remains connected to Vref and also C_2 is connected to Vref. But the difference in the switching sequence appears in the down transition where, in the CBW structure, all capacitors of main sub-array or are discharged to ground and C_2 is connected to Vref but in this modified structure, half of the MSB sub-array capacitors are connected back to ground leaving other capacitors of the MSB sub-array connected to Vref and rest remains unchanged. And this procedure is repeated until all N bits are found.

III.SIMULATION RESULTS

A. CBW DAC

While analysing timing and power the following results are found.




Fig.5 CBW Output




Fig.6 CBW Power Analysis

The power of DAC will be about 12mW. So the CBW architecture is not suitable for designing DAC in low power applications.

B.BWA DAC




Fig.7 BWA Output



Fig.8 BWA Power Analysis

So here from the analysis its well clear that this architecture is also has a non-linear characteristics and it consumes power of about 9mW. To overcome these disadvantages, a new topology i.e SBW architecture is used.

C.SBW DAC



Fig.9 SBW Output

While analyzing power and output characteristics of SBW architecture its clear that it has linear characteristics and also has low power consumption of about 7.2mW.

The layout and power of this SBW architecture is shown below :




Fig.10 SBW Power Analysis




Fig.11 SBW Layout

IV.CONCLUSION

The power consumed by switching the capacitors of a capacitive array DAC employed in successive-approximation ADCs and its linearity behavior have been analyzed and verified by simulations for three commonly-used architectures i.e., the CBW, BWA and SBW structures. It is clear that with similar values for the sampling frequency, resolution, reference voltage and specifically the size of the unit capacitor, the average reference power consumption of the CBW array is around 12mW, for BWA array has 9mW and that of SBW array is around 7mW. From these analysis its well clear that SBW DAC has greater advantage compared to other architectures i.e., this modified architecture has low

power consumption and greater conversion speed. So while coming to conclusion its clear that by using Split Binary Weighted DAC has low power consumption compared to other DAC architectures. Here I'm concluding that this SBW architecture is suitable for low power biomedical applications.

REFERENCES

- [1]. Mehdi Saberi, Reza Lotfi, Analysis of Power Consumption and Linearity in Capacitive Digital-to-Analog Converters Used in Successive Approximation ADCs," IEEE Transactions on circuits and systems, vol. 58, no. 8, august 2011.
- [2] Mohammad Taherzadeh-Sani, Reza Lotfi, A 10-bit 110 kS/s SA-ADC with a Hybrid Differential / Single-Ended DAC in 180 nm CMOS for Multi-Channel Biomedical Applications," IEEE Transactions on Circuits and Systems II, Vol. 61, Aug 2014, pp. 584-588.
- [3] J. Sauerbrey, D. Schmitt-Landsiedel, and R. Thewes, A 0.5-V 1W successive approximation ADC, IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1261-1265, Jul. 2003.
- [4]. R. R. Singh et al., Multi-step binary-weighted capacitive digital-to-analog converter architecture, in Proc. IEEE MWSCAS, Aug. 2008, pp. 470-473.
- [5] R. J. Baker, CMOS Circuit Design, Layout, and Simulation, 2nd ed. New York: Wiley, 2004.
- [6] B. P. Ginsburg and A. P. Chandrakasan, 500 MS/s 5 bit ADC in 65 nm CMOS with split capacitor array ADC, IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 739-746, Apr. 2007.
- [7] L. S. Y. Wong et al., A very low-power CMOS mixed-signal IC for implantable pacemaker applications, IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2446-2456, Dec. 2004.
- [8] S. Kim, S. J. Lee, and N. Cho, A fully integrated digital hearing aid chip with human factors considerations, IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 266-274, Jan. 2008.
- [9] O. Yangjin and B. Murmann, System embedded ADC calibration for OFDM receivers, IEEE Trans. Circuits Syst. I, vol. 53, no. 8, pp. 1693-1703, Aug. 2006.
- [10] S. Gambini and J. Rabaey, Low-power successive approximation converter with 0.5 supply in 90 nm CMOS, IEEE J. Solid-State Circuits, vol. 42, no. 11, pp. 2348-2356, Nov. 2007.
- [11] Y. Zhu, U. Chio, H. Wei, S. Sin, S. U, and R. P. Martins, A power-efficient capacitor structure for high-speed charge recycling SAR ADCs, in Proc. IEEE ICECS, Sep. 2008, pp. 642-645.
- [12] C. J. B. Fayomi, G. W. Roberts, and M. Sawan, A 1-V, 10-bit rail-to-rail successive approximation analog-to-digital converter in standard 0.18 μ m CMOS technology, in Proc. IEEE ISCAS, May 2001, pp. 460-463.
- [13] S. P. Singh, A. Prabhakar and A. B. Bhattacharyya, C-2C Ladder Based D/A Converters for PCM Codecs, in IEEE Journal of Solid State Circuits, pp. 1197-1200, Dec 1987.
- [14] C. L. Portmann and T. H. Y. Meng, Power-Efficient Metastability Error Reduction in CMOS Flash A/D Converters," IEEE Journal of Solid-State Circuits, 1996.
- [15] P. Y. Robert, B. Gosselin, A. E. Ayoub, and M. Sawan, An ultra-low-power successive-approximation-based ADC for implantable sensing devices, in Proc. IEEE MWSCAS, Aug. 2006, vol. 1, pp. 711.