

e-ISSN: 2395 - 7639



INTERNATIONAL JOURNAL OF MULTIDISCIPLINARY RESEARCH

IN SCIENCE, ENGINEERING, TECHNOLOGY AND MANAGEMENT

Volume 10, Issue 4, April 2023



INTERNATIONAL STANDARD SERIAL NUMBER INDIA

Impact Factor: 7.580

| ISSN: 2395-7639 | www.ijmrsetm.com | Impact Factor: 7.580 | A Monthly Double-Blind Peer Reviewed Journal |



Volume 10, Issue 4, April 2023

| DOI: 10.15680/IJMRSETM.2023.1004022 |

Sorting Network Generated Quick Binary Counters and Compressors

K.Sowmya sri¹, CH.Sandhya Devi², B.Haritha³, M.Bala Narayan Rao⁴, K.Nikhil⁵

Assistant Professor, Dept of ECE, Sri Vasavi Institute of Engineering & Technology, Nandamuru, A.P, India¹

U.G. Student, Dept of ECE, Sri Vasavi Institute of Engineering & Technology, Nandamuru, A.P, India²

U.G. Student, Dept of ECE, Sri Vasavi Institute of Engineering & Technology, Nandamuru, A.P, India³

U.G. Student, Dept of ECE, Sri Vasavi Institute of Engineering & Technology, Nandamuru, A.P, India⁴

U.G. Student, Dept of ECE, Sri Vasavi Institute of Engineering & Technology, Nandamuru, A.P, India⁵

ABSTRACT: The critical path in various digital signal processing devices includes the parallel summing of several operands. High compression ratio is used to speed up the summing. Compressors and counters are required. In this article, we offer a brand-new sorting network-based technique for fast saturated binary counters and exact/approximate(4:2) compressors. In order to create reordered sequences that can only be represented by one-hotcode sequences ,the inputs of the counter are a symmetrically split into two groups and fed into sorting networks. Three unique Boolean equations are constructed between the reordered sequence and the one-hot code sequence, which can greatly simplify the output Boolean expression soft he counter. We build and further refine the(7,3) counter using the aforementioned technique, which can perform27.0% 26.2%,

KEYWORDS: Sorting network, one-hot code, multiplier, exact/approximate 4:2 compressor, binary counter

I. INTRODUCTION

The critical path includes the summation of several operands, which is frequently utilized different digital signal processing (DSP) units. The Wallace Tree structure [1], whose performance is the basic multiplier's bottleneck, is used in a basic multiplier circuit to add upall the partial products. Big number multipliers based on Toom-Cook [4] or the Kasturbamethods [3] are used by public-key crypto systems like RSA and Elliptic Curve Crypto graphy (ECC) to create modular multipliers. These two methods have been the subject of several studies and hardware implementations. Many circuit components in these works, like in [5],make use of the summation of numerous operands. In order to provide high security in cloud computing, fully homo morphic encryption (FHE), a post-quantum cryptosystem, urgently requires Number Theoretic implementations, the total of several operand smakes up the central processing unit. Wallace Tree structure [1] and its modified method Reduced WallaceTree [2] are the most well-known multiple operands summation techniques. These technique shave logarithmic time consumption because they speed up the summing by using full addersas (3, 2) counters. Carry save structures are another name for this kind of building. Since then,other works, including [7], [8], [9], [10], [11], [12], have examined how to build a more time-efficient framework to speed up the summing. The fundamental idea is to consider more bitswith the sameweight in orderto build acounteror compressor with alargercompressionratio than the (3, 2) counter. For instance, the structure of a basic (7, 3) counter with full adders is depicted in Fig. 1.

| ISSN: 2395-7639 | www.ijmrsetm.com | Impact Factor: 7.580 | A Monthly Double-Blind Peer Reviewed Journal |



Volume 10, Issue 4, April 2023

| DOI: 10.15680/IJMRSETM.2023.1004022 |





Fig1:(7,3)counter combined by counter


II. REVIEW OF SORTING NETWORK

An effective parallel hardware network used for data sorting is the sorting network [14]. According to the well-known0, 1 principle [14], and any type of number can be sorted if asorting network can sort a batch of data whose constituents are all 1-bit numbers. We only use it for1-bit data sorting in this paper.

A. Sorting Network Working Principle

Fig. 2 displays the conventional three- and four-way sorting networks [14]. With two datainputs and two data outputs, and only 1 bit numbers, each vertical line represents a sorter. Always, the sorter places the larger input higher and the smaller input lower. We provide an input example in Fig. 2: The four-way sorting's input is represented by the sequence [0, 1, 1, and 1].





B. SORTERFOR 1BITDATA

The sorter reorders two inputs according to numerical magnitudes, as was already indicated. The logical circuit shown in Fig. 3 can easily sort two 1-bit pieces of data. As aresult, a sorter uses one layer of basic logic gates with two inputs, where as three- and four-way sorting networks each use three layer softhese gates.

III. EXISTING WORK

In this step, we build a useful counter (7, 3). We quickly review the design in [11]to serve as the primary comparison n object. An extremely quick (6, 3) counter with a symmetric stacking structure was proposed by Fritz and Fam [11], and they built a (7, 3) saturated counter from this counter. Although it is the fastest relative to other (7, 3) counter designs, its delay performance is lower because there was no optimization done before a MUX was simply added to the critical path. We suggest using this technique to directly generate a (7, 3)counter to address the issue in [11].Un like the symmetric stacking structure, we begin with two asymmetric sorting networks, as shown in Fig.2. We build three unique Boolean equations through the creation of one-hot code sequences.

| ISSN: 2395-7639 | www.ijmrsetm.com | Impact Factor: 7.580 | A Monthly Double-Blind Peer Reviewed Journal |



Volume 10, Issue 4, April 2023

| DOI: 10.15680/IJMRSETM.2023.1004022 |




Fig3:Definition of a sequence

If there are any "1"s, they are all at the bottom of the sequence, and vice versa. There must be a location in the reordered sequence where the junction of "1" and "0" is if there are both"1s"and"0s, "respectively.




Fig4:One hotcode generation

If there are only "1"s or "0"s, we can control the sequence by padding the reordered sequencewith a fixed bit "1" at the top and a fixed bit "0" at the bottom to ensure that the 0,1-junctionalways exits. Second, the total number of "1"s and "0"s in the rearranged sequence is the sameas it was in the initial sequence (the inputs of two sorting networks). The padded "1" is fixed; therefore even though it would have an impact on the overall number of "1s" in the padded sequence, weignore it.

C. One-hotcodegeneration

A symmetric Pre-recorded: As shown in Fig. 2, three layers of binary sorters are needed for both three- and four-way sorting networks (the two binary sorters on the same layer in four-way sorting network can be calculated in parallel). As depicted in Fig. 3, one fundamental two-input logical gate layer is consumed by each layer of binary sorters. This means that the three-and four-way sorting network stake approximately the same amount of time. We then divide the seven inputs of a (7, 3) counter into two groups based on this. Where as the othe rcomponent only has three bits, the first part has four.

1) Find the one-hotcode sequence and the 0,1-Junction:As seen in Fig. 4, the promise of the extended fixed "0" and "1" allows the 0,1-junction to only reflect the reordered sequence. Keep in mind that the 0, 1-junction must be located 1,0 from left to right. As aresult, we continue to use the four-way sorting network as an example, followed by the structure shown in Fig. 5.

2) With the use of the Boolean expression (AB), this structure creates the new sequences P0-P4. There is only one"1" in the sequence P0-P4 since there is only one0, 1-junction in there arranged and expanded sequence.

| ISSN: 2395-7639 | www.ijmrsetm.com | Impact Factor: 7.580 | A Monthly Double-Blind Peer Reviewed Journal |



Volume 10, Issue 4, April 2023

| DOI: 10.15680/IJMRSETM.2023.1004022 |

III. RESULTS

1.VIEWINGANDSIMULATINGTHEOUTPUTWAVEFORMS




Fig7: Output Wave formsfor (7,3)counter

tances and Processes HD & X		+□ # ×	1								
32350=23	Simulation Objects for		1	Name	Value	1	11 999 965 or	13 1000 595 cm	[2,999,997]ps	73 905 904 m	[3,999,999] ps
statuce and Process Name	19.19.19.10	10 01	20	and the second se	Value	111111	1,999,995 pe	1,999,996 pe	South States	7,999,994 pr	Provincial and a second
	Object Name	Value	1	140.0		_					
couters15by4_18 gibi	10		-	10 0 0 0	0	_					
	3 a	0	2	140 62		_		_		_	_
	14 62	1	0	(g) c3	1	L					
	140	1	读	16 10	1	1					
	14 10	1	dr.	at at	0						
	14 41	0	-	12	3.	· · · · · ·				-	
	13	4	- F.	10.13	1		_				
	1 14	â	100	10 14	0						
	10 0	1	2	16 15	î.	1					
	14 15	1	100	15 +6	1	-					
	10	-1	문.	14 17	1.1		_				
	10 13	1	(23)	10.00	40						
	14 +10	-1	100	14.0	202	_				1	
	11 11	1	1.00	10							
	10 +12	1			0.1	_			-		
	the ets	1		1. 11	1	_					
	15 +14	1				X1: 4,000	000 m				
Protaric A Memory					Default			0			

Fig8:Output Waveformsfor(15,4) counter

II SYNTHESIS AND IMPLEMENTATION OF THE DESIGN

About Execution, click to use synthe size-XST, double click on the chosen existing file. If there are any errors fix them.Click on there ports and the design overview.

| ISSN: 2395-7639 | www.ijmrsetm.com | Impact Factor: 7.580 | A Monthly Double-Blind Peer Reviewed Journal |



Volume 10, Issue 4, April 2023

| DOI: 10.15680/IJMRSETM.2023.1004022 |

ISE Project Navigator (P.58f) - E\sk\sk.xise - [D File Edit View Project Source Proc	ess Te	ools Window Layout Help										-
ີ່ວ່≱ 🗟 🕼 🕹 🕹 🕹 🕹 🕹 ເອ resign ++ 🗆 ຄື		Design Overview				15by4 TB Proje	ert Status ((2/28/2023 -	10:27:37)			
View:		Summary IOB Properties	Project File:	Project File: sk.xise						No Errors		
G Hierarchy → G sk. → □ sc3;500e:5fg320 → □ sc3;500e:5fg320 → □ content/black □ vc3;500e:5fg320 □ vc3;500e:5fg320 □ vc0 □ vc0 □ vc0 □ vut - counter/3 (counter.x)	0	- B Module Level Utilization	Module Name:	coute	couters15by4_TB xc3s500e-5fg320 ISE 14.5 Balanced		Implementation State: • Errors: • Warnings: • Routing Results:			Placed and Routed		
		Timing Constraints Pinout Report	Target Device:	xc3s5						No Errors 10 Warnings (9 new) All Signals Completely Routed		
	5	Clock Report	Product Version:	ISE 14								
		Static Timing Errors and Warnings Parser Messages Synthesis Messages	Design Goal:	Balan								
	30		Design Strategy:	Xiinx	Default (unlocke	<u>a</u>	• Timing (Constraints:			
	(4)		Environment:	Syste	System Settings		Final Timing Score:		. 00	0 (Timing Report)		
		Translation Messages Map Messages Place and Route Messages	-									
		Timing Messages	1998		COLUMN THE PROPERTY OF THE PRO	zation Summary		1	-		1	
		Bitgen Messages	Logic Utilization			Used	Availa		Utilization		ote(s)	
<		All Implementation Messages Detailed Reports	Number of 4 input LUTs			24	9,312		1%			
		Synthesis Report	Number of occupied Slices			13	4,656		1%			
		Translation Report Map Report Place and Route Report	Number of Slices containing only related logic			13	13		00%			
No Processes Running	-						0	13				
Processes: couters15by4_TB Design Summary/Reports Design Utilities User Constraints Synthesize - XST View 2TI Schematic	•	Post-PAR Static Timing Report	Total Number of 4 input LL				24 9,3					
		Power Report Brigen Report Design Properties Content of the Message Filtering Optional Design Summary Contents Show Failing Constraints Show Failing Constraints Show Warnings	Number of bonded IOBs				19 232			8%		
			Average Fanout of Non-Clock Nets		1	2.39						
Synthesize - XST												
View RTL Schematic View Technology Schema			Performance Summary							1		
Check Syntax Generate Post-Synthesis S Implement Design			Final Timing Score:		0 (Setup: 0, H	0 (Setup: 0, Hold: 0)		Pinout Data:		Pinout Report		
			Routing Results:		All Signals Con	Completely Routed		Clock Data:		Clock R	eport	
		Show Errors	Timing Constraints:									
Ap Ap Place & Route Generate Post-Place						Detailed F	2eports					1
Analyze Timing / Floo			Report Name	s	itatus G	ienerated	ceports	Errors	Warningse V	Vinde	Infos	-
View/Edit Routed Desi	·								The same of a labor			

Fig9: Design Synthesis

III. VIEW RTL SCHEMATIC

When synthesize-XST isex panded, select see RTL Schematic and then click OK.

	er15by4	coun	ter73
		xO	c1
<u></u>		×1	
304	~	x2	
		x3	c2
367			
N/90		<u>x5</u>	
×11		_x6	S
8.13			
* 14		coun	ter73

Fig10(a)RTLSchematicfor(15,4)counter(b):RTLSchematicfor(7,3)counter

IV. CONCLUSION

This paper plans and replicates a strategy for a swift and effective counter attack. A double counter with reference to a unique symmetric piece .The proposed calculation method uses aggregate and convey. Throughout this procedure, a brand-new counter design technique based on a sorting network is put forth. Because proposed counters accomplish less latency where speed is a factor and out perform previous designs in ADP, they are more adaptable than present designs.

REFERENCES

[1] Modified Booth multipliers with a regular partial product array: Shiann-RongKuang, Jiun-Ping Wang, and Cang-Yuan Guo, IEEE Trans. on Circuit and Systems, vol. 56, no. 5, p.404–408, May2009.

[2] A well-structured modified Booth multiplier design by Li-rong Wang, Shyh-JyeJou, and Chung-Len Leewaspublished in the Proc. of IEEE VLSI-DAT in April 2008, pp. 85-88.

[3] A 320-MHz 8bit x 8bit pipelined multiplier at ultra-low supply voltage was described by Yung-chin Liang, Chingji Huang, and Wei-bin Yang in Proc. of IEEE A-SSCC, pp. 73-76, inNovember 2008.









INTERNATIONAL JOURNAL OF MULTIDISCIPLINARY RESEARCH

IN SCIENCE, ENGINEERING, TECHNOLOGY AND MANAGEMENT



+91 99405 72462



www.ijmrsetm.com